

(19)

JP 51-89517

(11) Publication number: 05

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 04020457

(51) Int'l. Cl.: G06F 15/60 G06F 11/26

(22) Application date: 08.01.92

(30) Priority:

(43) Date of application
publication: 30.07.93

(84) Designated contracting
states:

(71) Applicant: SHARP CORP

(72) Inventor: ITO TOSHIYUKI
MATSUMURA HIROYUKI
SATO YUICHI

(74) Representative:

(54) SIMULATION CIRCUIT

(57) Abstract:

PURPOSE: To produce a test pattern in consideration of the skews caused between the tester input and output signals and also to prevent the difference of operations caused between the testers.

CONSTITUTION: The period longer than the data set-up time set to a clock signal when a logic tester used for a real device is viewed from the outside is referred to as a 1st period.

Meanwhile the period longer than the data holding time set to the clock signal is defined as a 2nd period respectively. Then the total value of the 1st and 2nd periods is defined as a 3rd period. The delay of the 1st period is given to a simulation clock signal 101 by a delay element 14. Then unfixed level, is set to a simulation data signal 100 by an unfixed signal producing part 11 in the 3rd period

after an edge emerged.

COPYRIGHT: (C)1993,JPO&Japio